Основною особливістю запропонованого методу розпізнавання зображень є синтез неявно виражених визначників, які описують не тільки критерії, що роз'яснюються фізично, а також і ті, які не можна описати за допомогою простих фізичних розмірностей. Тобто такі визначники описують будь-які опосередковані інтегровані комбінації стандартних величин.

KVP-перетворення мають велику перспективу використання в різноманітних системах, в якіх необхідно здійснювати розпізнавання об'єктів (пошуку, стеження, діагностування, контролю та ін.).

иты и устройства оптоэлектроники. К., 1990. 2. Кожемяко В. П. Применение<br>
электронных логико-временных сред в информационно-вычислительной технике. – К., 3. А. с. СССР № 1119035, МКИ G 06 G 7/14. Способ параллельного сло оптоэлектронных логико-временных сред в информационно-вычислительной технике. - К., 1988. 3. А. с. СССР № 1119035, МКИ G 06 G 7/14. Способ параллельного сложения литераторов. В. И. Комемяко, Л. И. Тимченко, Т. В. П. Поло 1988. 3. *A. c.* СССР *N*9 1119035, МКИ G 06 G 7/14. Способ паразлельного сложения<br>
длительностей группы временных интервалов/ В. П. Кожезняко, Л. И. Тилченко, Т. В<br>
Головань /Открытия. Изобрет. 1984. *N* 388. 4. Кожезня  $\alpha$ лительностей группы временных интервалов./ В. П. Кожемико, Л. И. Тимченко, Т. В.<br>
Головань //Открытия. Изобрет. 1984. № 38. 4. Кожем ико В. П., Понура О. I., Кожем ико<br>
О. В. Універсальний спосіб генерації визначникі *Головань //Открытия. Изобрет. 1984. № 38. 4. Кожем'яко В. П., Попура О. 1., Кожем'яко*<br> *О. В. Універсальний спосіб генерації визначників для неалгоритмичного розпізнавания*<br> *обувалень та реалізація його на логико-часо О. В. Універсальний спосіб генерації визначників для неалгоритмичного розпізнавання*<br>*лображень та реалізація його на логіко-часових середовищах //Вимірювальна та вигнобичельна теобичельна в технологічних приесах. № 2,* О. Вольшенный пользований согором и пользовании сображены по пользовании пехніка в технологічних процесах. № 2, 1997. С. 13-19. 5. А. с. СССР № 1101817, МКН G 06 F 7/50. Устройство для сложения./ В. П. Кожемяко, Л. И. Тим лобчислювальна техніка в технологічних процесах. № 2, 1997. С. 13-19. 5. 1.<br>
2. 10917, МКИ G 06 F 7/50. Устройство для сложения/ В. П. Кожемако, Л. И. Тимченко, Т.<br>
В. Головань, Н. Е. Фурдияк //Открытия. Изобрет. 1984.

### УДК 681.32

## PROSPECTS IN DEVELOPMENT OF VOLUME<br>MICROELECTRONICS STRUCTURES MICROELECTRONICS STRUCTURES

1101817, МКИ G 06 F 7/50. Устройство для сложения./ В. П. Кожемяко, Л. И. Тимченко, Т.<br>
В. Головань, Н. Е. Фурдияк //Открытия. Изобрет. 1984. № 25.<br>
УДК 681.32<br>
— Wiodzimierz Kalita, Jerzy Potencki<br>
— REOSPECTS IN DEVEL 11)<br>
11 П. Комань, Н. Е. Фурдияк/Открытия. Изобрет. 1984. № 25.<br>
12 УДК 681.32<br>
12 Wlodzimierz Kalita, Jerzy Potencki<br>
12 ROSPECTS IN DEVELOPMENT OF VOLUME<br>
12 MICROELECTRONICS STRUCTURES<br>
2 Wlodzimierz Kalita, Jerzy Pot В. Головань, Н. Е. Фурдияк //Открытия. Изобрет. 1984. № 25.

**EXECTS IN DEVELOPMENT**<br> **EXECTS IN DEVELOPMENT**<br> **EXECTS IN DEVELOPMENT**<br> **CONSIGNATION INTOROFECTS IN DEVELOPMENT**<br>
COMEMPORT MICROFECTRONICS STRUSPENT<br>
COMEMPORTY AND CONSIDER TRANSIDE (DESCRIPTION CONSIDERED TRANSITY PECTS IN DEVELOPMENT OF VOLUME<br>
ECROELECTRONICS STRUCTURES<br>
Travelopment trends in technology of integrated circuits have been<br>
ny development trends in technology of integrated circuits have been<br>
not functional possibili  $\odot$  *Wlodzimierz Kalita, Jerzy Potencki, 2000*<br> **Contemporary development tr**<br> **presented especially taking into actional poss**<br> **Post and functional poss**<br> **Post and functional poss**<br> **Post and functional poss**<br> **Post** The described version of interests in the security of the dimension for increase in the specially taking into account a role of third dimension for increase in action scale and functional possibilities of ICs.<br> **Poarry mpu** integration scale and functional possibilities of ICs.<br> **POSITIGMUM POSITE PEACE AND THE CONSULTERAT POSITE CONSULTER THE POSITE OF THE PARTICULAR CONSULTER MACHIER MACHIER MACHIER MACHIER MACHIER MACHIER MACHIER MACHIER EXECUTE ANTIFICATE CONTROLLATE CONTROLLATE CONTROLLATE POSTTANY TO CHANGE THE POSTTANY TO THE MANUSION MORTHER MORE CONTROLLATE IN 1896 year Guliemo Marconi sent the first telegto tangular communications across the Atlant** ливенитаб **интеграції і функціональні можливості интегральних схем.**<br>
1. Introduction<br>
In 1896 year Guliemo Marconi sent the first telegraph signals through air, and almost<br>
taneously, Aleksander Popov transmitted the fir **1. Introduction**<br> **1. Introduct** ent the first tele<br>
mitted the first<br>
e Atlantic were<br>
, the date of bor<br>
g created the tub<br>
fier and in 1912<br>
th-making step v<br>
lines. Two years<br>
ary step was mac<br>
stry they was mac<br>
rsity Institutional R In 1896 year Guliemo Marconi sent the first telegraph signals through air, and almost simultaneously, Aleksander Popov transmitted the first radio messages. In 1901, the first and regular radio communications across the Atlantic were established. These were very important dates. However, in the common opinion, the date of born of modern electronics, is assumed the year 1904, when John Ambrose Fleming created the tube diode, the first electronic element. In 1906, Lee de Forest built the first amplifier and in 1912, Edwin Armstrong constructed the first non-mechanical oscillator. The next epoch-making step was made in 1928 year when John Baird transmitted TV signal over the telephone lines. Two years later the first picture and sound was sent in the same manner. The next revolutionary step was made in 1947. It was the invention made by

Shockley, Bardeen and Brattain, the first transistor. In relatively short period of time, the next pace was made. In 1958 year the Texas Instrument made the first integrated circuit (IC) and three years later, Intel Corporation prepared the first commercial IC. We waited only 10 years for the adjacent significant invention. In 1972, Intel Corporation constructed the first microprocessor. It is a very briefly presented history of the electronics development. Many of the important dates and facts have been neglected here.

Since these dates the hundreds of thousands of integrated circuits, microprocessors, and other electronics elements have been elaborated and millions of different electronics equipment have been manufactured. Every day the fabricated equipment is more compact, smaller and lighter, operates in higher frequencies, and consumes less and less power. Unnoticeably, the electronics, at the end of 20th century has entered the all areas of human life (telecommunications, entertainment, automotive, computers, military, avionics, medical, etc.). At present, daily life without electronics in civilised world is totally unimaginable.

#### 2. Miniaturisation problems

From the first days of electronics up today, the greatest challenge faced by the electronic industry is the ongoing demand for smaller feature sizes in active electronics assemblies. This process is often called "scaling". Scaling simply refers to the drive to continue making the transistor, and technology that connects transistors together, smaller. As a transistor becomes smaller, it becomes faster, conduct less electricity and finally, it also consumes less power. Example of this activity is MOS transistors, being the base element of modern integrated circuits. The critical dimension of a MOS switch, first introduced about 15 years ago, has gone down from 10 microns to less than 0.2 microns in leading chips today. In that time, chip's electrical frequency rate has also increased by more than 50 times, and the number of the transistors on the chip has gone up by a factor of 20 [13].

From the above mentioned facts it can be concluded that the most important factors of modern electronics development are its miniaturisation, increase of the operating frequency, and tendency to reduction of dissipated power.

The demands of "faster-smaller-cheaper" and the responses have motivated the electronics industry into a revolution. Perpetual progress in semiconductor industry brought more power and more problems. Chips with millions of transistors needed 1000 and more I/O connections to the outside world. Consumers demanded portability for converging technologies The interface between the IC and circuit board was to be made. The electronics package was under severe pressure to shed girth.

The ever-downsizing package was quickly running out of real estate with its peripheral wiring scheme and micro-pitch leads were becoming an assembler's nightmare. The salvation was Packaging Revolution, that was launched when area array designs, like Ball Grid Array (BGA), became a major focus. Chip on Board (COB), Flip-Chip on organic circuits and new Chip Scale Packages (CSP) also became part of the shrinking landscape. But the Packaging Revolution puts extraordinary demands on the circuit industry for higher and higher density. That pulls electronics industry right into the next stage of domino effect, the Printed Circuit Board (PCB) Revolution.

They are currently produced using the some subtractive and additive methods. The first one is usually connected with etching process. The other ones are based on additive or buid-up methods. Conductors then are deposited on dielectric using the several different techniques (painting/printing, spraying, chemical deposition, vacuum deposition, die stamping, dusting, etc.).

80<br>
methods. Conductors then are deposited on die<br>
(painting-prining, spraying, chemical deposition, v.<br>
The two areas for circuit densification at<br>
interconnect Book areas are receiving considered<br>
inductival funding. Ge (painting the third of the section of the simulation of the several increase (Fig. 10. Given the control of the control of the stamping and vertical deposition, in the stamping of the microsoft in the stamping of the microsoft in the stamping of the microsoft in the stamping of the stamping of the The two areas for circuit densification are conductor line width/spaces and vertical sometics. During two sixtuation are received in the space of the conduction are consisted properties and the properties of the conduction are controlled properties and the matter of the conduction are controlled in 1953 b interconnects. Both areas are receiving considerable attention, with impressive government and industrial funding. General solutions for not enough density of classical one- or two-sided PCB are currently the multilayer boards with inside vertical connections. The original plated through-hole process, launched in 1953 by Motorola (Placir Process), is replaced by process structures that are more efficient. Drilling is being replaced by lasing and plasma etching. The plated through-hole is replaced by direct plating through micro-vias. Build-up multilayer methods have become commercial where holes are photodefined. Interposer methods, where anisotropic conductive adhesives mate circuit pairs together, are also enjoying successes [1, 2].

### 2.2. Coupling Characteristics

The evolution of modern electronics in the third-dimension generates a series of new computation, technological and design problems on one hand, and on the other one allows the realisation of a new class of electronic devices and systems (systems with thermal feedback, distributed RC networks, microstriplines, etc.). In the second case couplings give possibilities of an adequate forming of circuit parameters, i.e. feedback, synthesis of functional devices, etc.



Fig 1. General view of multilayer structure and systems of internal couplings

inductual translate Growth areas with react energy determined in proposes. Intervention, the intervention are receiving the considerable attention in the system are received attention, the minimized attention in the syste currently the multilage velocity is mission by the initial properties. The virial placed through-bold properties the more effective Density process structures of the properties between the placed through-bold by direct pla process, handched in 1953 by Motocola (Place invertence), interpretence by the multilayer medicine connections. The plated through-hole is open proced by the resp. (Schedule and the proper method, through-hole is commerci more effective. Detroit process is being and plasmate device in the solution of the massive process structures in the common state and the solution of the massive process in the common structure and the solution of model o more than the plate of the model in the state of the model in the state of the model in the plate of the plated through the model of the model of the control of the control of the control of the control of the plated thro commercial where holis are photodistics. Interpose methods, where anisotropic conductive<br>
2.2. Coupling Characteristics are also enjoying successes  $|1, 2\rangle$ .<br>
2.2. Coupling Characteristics in the interdeduction of model actuatives mate circuit pairs together, are also enjoying successes [1,2]<br>
2.2. Commite Characteristics in the third-dimension generates a series of new The evolution of motodeial and design problems on one hand, and on t The evolution of modern electration, technological and destation of a new class of elect-<br>
butation of a new class of elect-<br>
buted RC networks, microstrip<br>
equate forming of circuit parameters (equate forming of circuit p computer of the method of the section of the other one of the other one allows the other one allows th Example of a new controllar controllar controllar and the system of the system of the club of evices are and devices are and devices are  $\frac{1}{2}$ . The club of t an adequate forming of circuit parameters, i.e. feedback, synthesis of thretional devices, etc.<br>  $\frac{1}{2}$  and  $\frac{1}{2}$  an The main problems of these types' circuits manufacturing are related to the presence of series The main problems of these types' circuits manufacturing are related to the presence of series<br>
er-elements' couplings (electrical and thermal). They are exceptionally strong in multilayer<br>
sts, due to extremely small dis of inter-elements' couplings (electrical and thermal). They are exceptionally strong in multilayer of inter-elements' couplings (electrical and thermal). They are exceptionally strong in multilayer circuits, due to extremely small distances between particular elements (from few to several tens micrometers), good thermal circuits, due to extremely small distances between particular elements (from few to several tens micrometers), good thermal conductivity of substrate and relative high density of dissipated power. They modify action of microcircuit in the full frequency range - from fraction Hz to GHz.<br>Their influence increases with g micrometers), good thermal conductivity of substrate and relative high density of dissipated modify action of microcircuit in the full frequency range - from fraction Hz to GHz.<br>Their influence increases with growth of frequency and applied power. In the range of low<br>frequencies, the galvanic and thermal influence power. They modify action of microcircuit in the full frequency range - from fraction Hz to GHz. Their influence increases with growth of frequency and applied power. In the range of low frequencies, the galvanic and thermal influences are important. For higher frequencies significant role play both capacitive and inductive ones.

#### 2.3. Thermal Problems

Their influence increases with growth of frequency and applied power. In the range of low<br>frequencies, the galvanic and thermal influences are important. For higher frequencies significant<br>role play both capacitive and ind The paysion of the paysion and thermal influences are important. For higher frequencies significant role play both capacitive and inductive ones.<br>
2.3. **Thermal Problems**<br>
Short looks in the history of electronics teach us Frequences and inductive ones.<br> **Example 2.3. Thermal Problems**<br>
Short looks in the history of electronics teach us the following: when vacuum tubes were<br>
replaced by transistors, the power consumption dropped drastically. 2.3. **Thermal Problems**<br>Short looks in the history of electroni<br>replaced by transistors, the power consumptic<br>was usually much more than the power deli<br>changed completely the power requirements<br>Lyiv Polytechnic National Un Short looks in the histo<br>
ed by transistors, the po<br>
sually much more than<br>
ed completely the powe<br>
Lyiv Polytechnic Na Short looks in the history of electronics teach us the following: when vacuum tubes were Show transistors, the power consumption dropped drastically. The power dissipation in tubes<br>sually much more than the power delivered to the load. The introduction of the transistors<br>ed completely the power requirements of replaced by transistors, the power consumption dropped drastically. The power dissipation in tubes replaced by the power delivered to the load. The introduction of the transistors<br>changed completely the power requirements of electronics circuits. First, of all, transistors operate<br>Lyiv Polytechnic National University In was usually much more than the power delivered to the load. The introduction of the transistors changed completely the power requirements of electronics circuits. First, of all, transistors operate<br>Load to the power delivered to the university institutional Repository http://ena.lp.edu.ua changed completely the power requirements of electronics circuits. First, of all, transistors operate

at much lower voltages and do not need any heating for thermionic emission. The integrated circuits with several, thousands and then millions transistors on one chip came after the transistors. Packages were getting smaller, circuits packed closed together to meet the requirements for higher operating speeds. All these facts increased the power density, so that at present the thermal problems are more severe than in the good days of vacuum tubes. For example, the 486 chip several years ago consumed less than 5 Watts, while a Pentium consumes about 10 Watts, and a 400-MHz Pentium II has peak power consumption of about 28 Watts.

Taking into account the above data, chip's surface, total number of transistors on chip and their dimensions, one can calculate that a dissipated power density per unit volume reaches the value of  $10^{16}$ W/m<sup>3</sup>. This is certainly an incredible high number and probably the highest power density on earth.

#### 3. Multilayer Interconnection Systems

Network fabrication is accomplished by patterning metals and dielectrics onto a freestanding substrate to form the base of a microcircuit. A variety of substrates, processes, and metals are used to do this. Several options are available for producing networks depending on the requirements for circuit size, heat produced, operating frequency, cost and other factors. The universal solution was the development of multi-chip module (MCM) technology.

The simplest definition of a multichip module is that of a single electronic package containing more than one IC. Based on this simple definition, the MCM combines high performance ICs with a custom-designed common substrate structure, which provides mechanical support for the chips and multiple layers of conductors to interconnect them. This arrangement takes better advantage of the performance of the ICs than does interconnecting individually packaged ICs because the interconnect length is much shorter. The really unique feature of MCMs is the complex substrate structure, which is fabricated using multi-layer ceramics, polymers, silicon, metals, glass ceramics, laminates, etc. Thus, multichip modules are not really new. They have been in existence since the first multichip hybrid circuit was fabricated. Conventional PCBs utilising chip-on-board (COB), a technique where ICs are mounted and wire-bonded directly to the board, have also existed for some time. However, if packaging efficiency (also called silicon density), defined as the percentage of area on an interconnecting substrate that is occupied by silicon ICs, is the guideline used to define the MCM, then many hybrid and COB structures with less than 30% silicon density do not qualify as MCMs. In combination with packaging efficiency, a minimum of four conductive layers and 100 I/O leads has also been suggested as criteria for MCM classification [1].

A formal definition of MCMs has been established by the Institute for Interconnecting and Packaging Electronic Circuits (IPC). They defined three primary categories of MCMs, which are designated as MCM-L, MCM-C, and MCM-D.

MCM-L: Modules which are constructed of plastic laminate-based dielectrics and copper conductors utilising advanced forms of printed circuit board technologies to form the interconnects and vias. With state-of-the-art line, width and spaces can be small as  $50\Box m$ . They are commonly called "laminate MCMs" [5-12].

MCM-C: Ceramic based MCM-C can be built using three different approaches: thick-film, low-temperature co-fired (LTCC) and high temperature co-fired ceramics (HTCC). In the thickfilm case, standard thick-film technology is used, but with insulating pastes, which have relative dielectric constant between 2.5 and 4. Using fine resolution print techniques, conductor lines

 $100\Box$ m wide are used to produce a substrate with controlled impedance lines. In the co-fired case, regular low or high temperature co-fired technology is used. Again, the only modification is that a green tape with low dielectric constant is applied.

The term "co-fired" implies that the conductors and ceramic are heated at the same time. LTCC and HTCC networks are produced using screen-printed conductors and resistors on multiple layers of green ceramic tape. Up to 80 layers of ceramic can be printed and then co-fired for highdensity networks. An advantage of this process is that the network produced forms a microcircuit package that can be sealed. These are also called thick film MCMs [3-9].

MCM-D: Modules that are formed by the deposition of thin film metals (aluminium, copper or gold) and dielectrics, which may be polymers or inorganic dielectrics (alumina, aluminium nitride, diamond, silicon, etc.). These are commonly called thin film MCMs. The layers in these type of structures, can be deposited in the thermal evaporation processes (filament, electron beam), vapour sputtering (DC, RF, magnetron sputtering), electroplating and electroless plating. In addition to sputtering and evaporation, there are other methods of dielectric materials depositing. There are plasma enhanced-low pressure-chemical vapour deposition (PELPCVD) and photoinduced CVD. A major advantage is the precision patterning consistent with higher frequency circuits [5-10].

It is important to note that these are simple definitions. Consequently, many IC packaging schemes, which technically do not meet the criteria of any of the three simple definitions, may incorrectly be referred to the MCMs. However, when these simple definitions are combined with the concept of packaging efficiency, chip population, and I/O density, there is less confusion about what really constitutes the MCM. The fundamental (or basic) intent of MCM technology is to provide an extremely dense conductor matrix for the interconnection of bare IC chips. Consequently, some companies have designated their MCM products as High-Density Interconnect (HDI) modules. From the above definitions, it should be obvious that MCM-Cs are descended from classical hybrid technology, and MCM-Ls are essentially highly sophisticated printed circuit boards, a technology which has been around for over 40 years. On the other hand, MCM-Ds are the result of manufacturing technologies that draw heavily from the semiconductor industry.

The MCM technology is an emerging solution for the electronic packaging, facilitating the interconnections and reducing the electrical length between devices, which contributes for the minimisation of propagation time, crosstalk, and attenuation of signals. Although MCM techniques offer many performance advantages, the cost is the main factor limiting mass production.

For MCMs of any type, special attention must be paid to methods of heat removal without excessive temperature rise. In very special cases, quite new methods such as change-of-state cooling or liquid immersion may be considered, but in the majority of applications, conduction is the primary method of heat removal. For improvement of heat conduction, the series of new filling inter-element space materials have been elaborated. The modern systems of heat distribution create the multilayer three-dimensional systems also. In some cases, thermally conductive vias additionally penetrate the entire thickness of the substrate. In very special cases, a Joule-Thompson cooler can be built into the substrate.

### 4. IC development

Most of today's integrated silicon products were once a group of single-chip modules on a board several years ago. As functional design progressed and silicon integration advanced, it

became possible to put many circuits onto the same chip and receive the benefits of lower cost and higher performance. Not only can this circuit integration be done sooner with MCM technology, but also many things, which appear too difficult or expensive, can be done. This would include mixtures of analog and digital devices that cannot be integrated, ultra high-performance functions, which cannot be supported in silicon yet, and, perhaps, some high-power components integrated with digital silicon.

It seems the concept of development and modification of planar technologies, that could be possible manufacturing of chips with multilayer structure to be more prospective in practical applications. Currently manufactured ICs have a two-dimensional structure. It means that localisation of particular elements on the silicon substrate can be defined by the two coordinates, x and y. The turning-point in this area, step in third dimension, promise the series of works on the elaboration of manufacturing technologies of thin mono-crystalline layer on the insulating substrate. It makes prospective fabrication of ICs in a typical "sandwich" form, when crystalline silicon layer (consisting of transistors and diodes) are separated each from the other by a thin isolating layer. The practical achievement of this goal is very difficult due to material and technological reasons. Concepts of such circuit construction and its application are schematically presented in Fig. 2 and 3, respectively.



Fig. 2. Concept of multilayer ICs manufacturing Fig. 3. Example application



### 4.1. SOI technology

One example of this prognosis of practical fulfillment is, currently introduced by IBM into mass production, the novel solution of SOI (Silicon on Isolator) technology. SOI refers to placing a thin layer of silicon on top of an insulator such as silicon oxide or glass. The transistors would then be built on top of this thin layer of SOI. The basic ideas are that the SOI layer will reduce the capacitance of the switch, so it will operate faster, and increase the circuit density. This conception was born in the early 1970's [13].

83<br>
Became possible to put many circuits onto the same<br>
nigher performance. Not only can this circuit interality<br>
mixtures of analog and digital devices that cannot<br>
mixtures of analog and digital devices that cannot<br>
whi light possible reduction, the only is eignific to put many circuits of lower benefits of same possible to put many chip and the same cost and the same cost and the same chip and relations of the same chip and relations of higher and the total many things, which any only can the controlled behind the solution of the sound behind the solution of the sound of the mixines of first had interest for the interest for the interest of the profession of phase and the interest or expected in the interest of the source of the experiment or experiment includes the source of the value of the which cannot be supported in silicon yet. and ) perhaps, some high-power components integrated<br>spacifies and note concept of devictions and modification of planar reshued<br>between the demonstrate on the derived by the two with digital silicons of the sumministive of the sumministive proposition of plane technologies, that could be provided in simulation of particular of the sumministicating of the sumministication of high-power integrated It seems the c<br>possible manufactu<br>applications. Curre<br>localisation of partia<br>and y. The turning-<br>elaboration of man<br>substrate. It makes<br>silicon layer (consi<br>isolating layer. The<br>technological reasoor<br>presented in Fig. 2 a be many indicate the controlling of deliver shows the concept of the anew properties in precisal and modification of particular effects of the concept of the concept of the concept of the concept of the could be a modific **Explaining Constrained Constrained Constrained Constrained State Constrained State Constrained Const** abut and the strength of matrices are the strength of manufacture of the principal structure in the distribution of The modeory contributions. Currently manufactured in the structure of the modeory and interaction of Equa The transition of the singular control dimension, points on the series of words the singular elements of particular elements of the singular substrate in material in the singular substrate in material substrate in material and the turning-technical cost of the moment-greated in the insular point in the interaction of the series of the metallic step in the consisting of transition and diodes) are separated each from the others by a bindical a estimate. It makes prospective theriation of ICs in a typical "strativital" form, when orystallines<br>isolating tag removision of manufacturing technological resolution that other by a bin mono-contrological resolution and substrate. The practic material in the other by a thin is obtained that the other by a thin is the content of ICs in a content of the goal is very difficult due to material and echnological reasons. Concepts of such circu siolating layer. The proctical achievement of this goal is very difficult due to material and<br>
reconnection and its application are schematically<br>
presented in Fig. 2 and 3, respectively.<br>
MOS devees<br>
MOS devees<br>
Fig. 2. isolation action of this interest of the construction and its application are schematically<br> **Example action**<br> **Interest action**<br> **Interest action**<br> **Interest action**<br> **Interest action**<br> **Interest action**<br> **Interest action Example 19** Trip. 2 and 3, respectively.<br> **Example 19 Conception**<br> **Example 19 Conception**<br> **Example 19 Conception**<br> **Example 2.** Concept of multilayer ICs manufacturing<br> **Example 2.** Concept of this programs of practica **Fig. 2.** Concept of multilayer ICs r<br> **Fig. 2.** Concept of multilayer ICs r<br> **4.1. SOI technology**<br>
One example of this prognosis of<br>
mass production, the novel solution of a thin layer of silicon on top of an instance<br> はくらく くうじ つけは・いじ in sin li an li e con li an li e con li an li e con li e One example of this<br>production, the novel<br>layer of silicon on t<br>le built on top of this<br>itance of the switch, s<br>orn in the early 1970'<br>The silicon film used<br>layer on the other 1<br>n on oxide or silicon<br>ferent from pure silic production, the novel solution of SOI (Silicon on Isolator) technology. SOI refers to placing layer of silicon on top of an insulator such as silicon oxide or glass. The transistors would layer of silicon on top of an insu at thin layer of silicon on top of an insulator such as silicon oxide or glass. The transistors would<br>then be built on top of this thin layer of SOI. The basic ideas are that the SOI layer will reduce the<br>capacitance of th then be built on top of this thin layer of SOI. The basic ideas are that the SOI layer will reduce the capacitance of the switch, so it will operate faster, and increase the circuit density. This conception was born in the capacitance of the switch, so it will operate faster, and increase the circuit density. This conception was born in the early 1970's [13].<br>The silicon film used for making MOS transistors is perfect crystalline silicon. Th was born in the early 1970's [13]. The silicon film used for making MOS transistors is perfect crystalline silicon. The insulator oxide layer on the other hand is not crystalline. It is very difficult to make perfect cryst was born in the early 1970's [13].<br>The silicon film used for ma<br>oxide layer on the other hand is<br>silicon on oxide or silicon with ot<br>so different from pure silicon. If<br>their way onto the SOI film. This<br>and leakage through The silicon film used for making MOS transistors is perfect crystalline silicon. The insulator layer on the other hand is not crystalline. It is very difficult to make perfect crystalline and on oxide or silicon with other insulators since the insulator layer's crystalline properties are ferent from pure silicon. If oxide layer on the other hand is not crystalline. It is very difficult to make perfect crystalline silicon on oxide or silicon with other insulators since the insulator layer's crystalline properties are so different from pure silicon. If perfect crystalline silicon is not obtained, then defects will find their way onto silicon on oxide or silicon with other insulators since the insulator layer's crystalline properties are silicon on oxide or silicon with other insulators since the insulator layer's crystalline properties are so different from pure silicon. If perfect crystalline silicon is not obtained, then defects will find their way onto so different from pure silicon. If perfect crystalline silicon is not obtained, then defects will find their way onto the SOI film. This could degrade the MOS switch severely both in terms of speed<br>and leakage through the switch. One insulator found to be perfectly crystalline and whose<br>properties are close to those of sili their way onto the SOI film. This could degrade the MOS switch severely both in terms of speed and leakage through the switch. One insulator found to be perfectly crystalline and whose<br>properties are close to those of silicon is sapphire. There are a number of methods, part of them<br>under development, for making suit and leakage through the switch. One insulator found to be perfectly crystalline and whose properties are close to those of silicon is sapphire. There are a number of methods, part of them under development, for making suitable SOI materials and wafers. They will be widely developed in the near future. Example o properties are close to those of silicon is sapphire. There are a number of methods, part of them Friends and wafers. They will be widely developed<br>in the near future. Example of these type chips has built and tested by IBM. They have produced<br>20-25% cycle time and 25-35% improvement over equivalent bulk CMOS technolog under development, for making suitable SOI materials and wafers. They will be widely developed in the near future. Example of these type chips has built and tested by IBM. They have produced 20-25% cycle time and 25-35% improvement over equivalent bulk CMOS technology. This is equivalent to about two years of progre in the near future. Example of these type chips has built and tested by IBM. They have produced 20-25% cycle time and 25-35% improvement over equivalent bulk CMOS technology. This is<br>equivalent to about two years of progress in bulk CMOS technology (Fig. 3).<br>Lviv Polytechnic National University Institutional Reposito 20-25% cycle time and 25-35% improvement over equivalent bulk CMOS technology. This is 2002 cycle time and 25-35% improvement over equivalent to about two years of progress in bulk CMOS technology (Fig. 3).<br>Liviv Polytechnic National University Institutional Repository http://ena.lp.edu.ua equivalent to about two years of progress in bulk CMOS technology (Fig. 3).



performance. Elaborated on the Moor law



#### 4.2. Molecular Beam Epitaxy

One of the most exciting and useful developments in modern semiconductor electronics is capability of engineering band structure, quantum phenomena, optical properties, and other useful effects by the growth of multilayer heterostructures. With the development of advanced semiconductor devices growth techniques such as molecular beam epitaxy (MBE) has been observed.

In MBE, metallic sources of Ga, Al, and As, along with dopants Be and Si, are evaporated or sublimed from individual ovens into ultra-high vacuum chamber and direct onto surface of GaAs wafer held at about  $600^{\circ}$ C. The epitaxial growth rate is about one monolayer per second, and shutters in front of the various sources can be opened and closed on the time of monolayer growth. As the result, precisely controlled layers of GaAs an AlGaAs can be grown in one single crystal form on the lattice material.

The availability of high-quality multilayer heterostructures has led to new effects having widespread applications such as two-dimensional transport effects, quantum wells, modulation doping, delta doping, carrier and photon confinement, etc. As final result of these capabilities of advanced crystal growth, the future for new device invention and development is extremely fertile, combining electronic and photonic effects in new ways for novel applications [14].

which is the idea idea in the whole the weak of the contraction of  $\alpha$  $\frac{1}{2}$   $\frac{1}{8}$  ivelated to  $\frac{1}{2}$  and  $\frac{1}{2}$  and  $\frac{1}{2}$  and  $\frac{1}{2}$  and  $\frac{1}{2}$  and  $\frac{1}{2}$  contributes in the votation of  $\frac{1}{2}$  contributes in the control of  $\frac{1}{2}$  controllers in the controlle  $\frac{1}{5}$   $\frac{6}{6}$   $\frac{7}{7}$ <br>ce characteristic:<br>ing SOI-based c<br>ern semiconductical properties<br>the developm<br>beam epitaxy<br>ants Be and Si,<br>and direct ontcone monolayer<br>n the time of m<br>is has led to ne<br>ots, quantum v<br>is has 5. Performance characteristics derived in lat<br>tests using SOI-based chips<br>tests using SOI-based chips<br>and the tests using SOI-based chips<br>and the tests using SOI-based chips<br>and the tests. With the development of adva<br>mol ig.<br>ig. moment<br>ctuas alo:<br>alo:<br>rad an tet trantiny<br>ay usidelie<br>evel in alo:<br>in al 5. Concert Con<br>- Concert Conce As long as we can make the transistors smaller and faster, make the wiring that attaches them less resistive to electrical current and make each chip denser, the digital revolution will continue to accelerate into the 21st century. Development of the conventional manufacturing technologies of the ultra scale integration ICs slowly reaches the saturation state. New technologies based on the quantum-, opto- and bioelectronics, achieve in the 21st century areas and levels of microelectronics evolution hard definable today. The technological niches create, however, big sphere of activities for technologies in which, third dimension creates possibilities for practically unlimited growth of ICs functional properties. The possibilities of scientific activities of universities and research institutions in our countries in this area should been seen.

1. Leonida G.: Handbook of Printed Circuit Design, Manufacture, Component & Assembly, Electrochemical Publications Ltd., Ayr, Scotland. 2. Gilleo K.: The Early and Fascinating History of The Printed Circuit, Alphametals Inc. 3. Brown R.: Microwave Hybrids, A Technical Monograph of ISHM, Reston, 1991. 4. Gilleo K.: A New Multilayer Concept Based on Anisotropicity, Proceedings, NEPCO WEST, Anaheim, Feb. , 26, 1990. 5. Fursman J.: Advanced Interconnect - The future of the Hybrid Industry, Proc. of the 8th European Hybrid Microelectronics Conference, Rotterdam, 1991, pp. 425-433. 6. Harper Ch.: Multichip Modules (MCMs): Market Analysis and Technology Trends, SMTnet, 1999. 7. Harper Ch.: Electronics Packaging & Interconnection Handbook, SMTnet, 1998. 8. Stoller H.: Multichip Modules: A Technology in Your Future? IBM MicroNews, Vol. 2., No 4. 1998. 9. Vrana M., Van Calster A., Vanden Berghe R., Allaert K.: Interconnection Technology for Advanced High Density Thick Films, Proc. of the 10th European Microelectronics Conference, Copenhagen, 1995, pp. 190-198. 10. Barnwell P.: Alternative Interconnection Technologies - A personal View, 5th European Hybrid Microelectronics Conference Proceedings, Stressa, Italy, May 22-24, 1985. 11. Val Ch.: 3D-interconnection applied to microsystems, Proc. of the 11th European Microelectronics Conference, Venice, 1997, pp. 133-139. 12. Cyrusian S.: Electrical Properties of Thin Film Multilayer Wiring Systems: A Comparison between Polyimide and PCB, Proc. of the 10th European Microelectronics Conference, Copenhagen, 1995, pp. 288-293.. 13. SOI Technology: IBM's Next Advance in Chip Design, IBM materials, 1999. 14. Streetman: Molecular Beam Technology, http://www.ace.utexas.edu/projects/ece/mrc/groups/ mbe.html 15. Ćwirko R., Rusek M., Marciniak W.: Układy scalone w pytaniach i odpowiedziach, WNT, W-wa, 1987.

УДК 621.382

### $O.3.$  $T$ <sub>OTpa</sub>

ДУ "Львівська політехніка", кафедра інформаційно-вимірювальної техніки

# ВЕРИФІКАЦІЯ ТЕМПЕРАТУРНИХ МОДЕЛЕЙ ЕЛЕМЕНТІВ<br>ТЕРМОСЕНСОРНИХ ІС

### О.З.Готра, 2000

О.Э.Готра<br>ДУ "Львів<br>ДУ "Львів<br>ВЕРИФІКАЦІ<br>ФО.3.Готра, 2000<br>Розглянуто<br>транзисторних<br>термосенсорних<br>ПШП "Spice" мо<br>реальних струк<br>50...+100)<sup>0</sup>С.<br>The algoryt<br>that are used as<br>shown. In the pro-<br>noncorresponden<br>range of (-0,  $\alpha$  2000<br>  $\alpha$ 2000<br>  $\alpha$ 2000<br>  $\alpha$ 2000<br>  $\alpha$ 2000<br>  $\alpha$ 2000<br>  $\alpha$ 2000<br>  $\alpha$ 2000<br>  $\alpha$ 2000<br>  $\alpha$ 2000<br>  $\alpha$ 2000<br>  $\alpha$ 2000<br>  $\alpha$ 2000<br>  $\alpha$ 2000  $\alpha$  EMOCEHCOPHIX IC<br>  $\alpha$ 2000<br>  $\alpha$ 2000  $\alpha$  EMOCEHCOPHIX IC<br>  $\alpha$ 2000  $\alpha$  EMO TET INCOUNTION THAT TO<br>
притм верифікації температурні<br>
тур, що використовуються як<br>
тярних інтегральних схем. У просягнення невідповідності між<br>
С в межах (-0,8...0,7)% в тем<br>
verification of temperature models<br>
y transd Розглянуто алгоритм верифікації температурних моделей р-n переходів историих структур, що використовуються же первиний перетворювачи<br>  $^{88}$ рисе" можливе досягнения невідповідності між ними та характеристикою<br>  $^{88}$ рисе" можливе досягнения невідповідності між ними та характеристикою<br>  $^{$ транзисторних структур, що використовуються як первинні перетворювачі термосенсорних біполярних інтегральних схем. У процесі верифікації моделей ППП "Spice" можливе досягнення невідповідності між ними та характеристикою реальних структур IC в межах (-0,8...0,7)% в температурному діапазоні (- $50...+100$ <sup>o</sup>C.

**THEON CONSULTED THEORY CONSULTED THEORY CONSULTED THEORY SUPER THE THAT SPICE THEORY NORATHER THEORY NORATHER ACCHIENTIFY SPICE B MEXAX (-0,8...0,7)% в температурному діаназоні (-50...+100)°C.<br>The algorythm of verificat** THITI "Spiec" можливе досягнения невідповідності між ними та характеристикою<br>peальних структур IC в межах  $(-0,8...0,7)$ % в температурному діапазоні  $(-50...+100)$ <sup>0</sup>C.<br>The algorythm of verification of temperature models of pреальних структур IC в межах  $(-0,8...0,7)\%$  в температурному діапазоні  $(-50...+100)^0$ C.<br>
The algorythm of verification of temperature models of p-n transistor structures<br>
that are used as primary translueers of thermosensiti  $\sim$  1000°C.<br>
The algorythm of verification of temperature models of p-n transistor structures<br>
that are used as primary transducers of thermosensitive bipolar integrated circuits is<br>
shown. In the process of verificatio SU...+100)<br>The:<br>that are us<br>shown. In<br>noncorresp<br>range of (<br>Hpouec до<br>пимізація і<br>нтної бази<br>дозволяю alged<br>sed<br>the<br>pon<br>-0,8<br>слі<br>слі<br>ил<br>L. Tь l The algorythm of verification of temperature models of p-n transistor structures The used as primary transducers of thermosensitive bipolar integrated circuits is<br>
i. In the process of verification of models of "Spice" it is possible to achieve the<br>
prrespondence between them and characteristic of re that are used as primary transducers of thermosensitive bipolar integrated circuits is shown. In the process of verification of models of "Spice" it is possible to achieve the noncorrespondence between them and characteristic of real structures of IC in the range of  $(-0,8...0,7)$ % in the temperature range of  $(-50...+100)^{0}C$ .

### Формулювання задачі

shown. In the process of verification of models of "Spice" it is possible to achieve the<br>noncorrespondence between them and characteristic of real structures of IC in the<br>range of  $(-0,8...0,7)$ % in the temperature range of **noncorrespondence between them and characteristic of real structures of IC in the range of**  $(-0,8...0,7)$ **% in the temperature range of**  $(-50...+100)^{0}$ **C.<br>
Формулювання задачі<br>
Процес дослідження температурних характеристик в range of (-0,8...0,7)% in the temperature range of (-50...+100)<sup>0</sup>C.<br>
Формулювання задачі<br>
Процес дослідження температурних характеристик вузлів первинного перетворювача<br>
тимізація його режимів роботи повинні передбачат** range of (-0,8...0,7)% in the temperature range of (-50...+100)<br>
Формулювання задачі<br>
Процес дослідження температурних характеристик вузлів перимізація його режимів роботи повинні передбачати розробку<br>
нтної бази. Такі мо рви<br>/ м<br>иен<br>Ix I<br>///er атурних характеристик в<br>эти повинні передбачати<br>льно з аналітичними та<br>тивність розробки термо Процес дослідження температурних характеристик вузлів первинного перетворювача та оптимізація його режимів роботи повинні передбачати розробку математичних моделей елементної бази. Такі моделі, спільно з аналітичними та експериментальними дослідженнями, дозволяють підвищити ефективність розробки термосенсорних ІС, зокрема проводити