

PATH DELAY FAULT COVERAGE IN PSEUDORANDOM TEST SEQUENCES

© Sosnowski J., 2002

1. Introduction

Testing the operation of digital logic circuits requires verification of functional behavior as well as its operation at the desired speed [1]. This last issue corresponds to the problem of delay faults (called also AC faults). Delay faults relate to random variation in circuit production processing parameters or to aging and environment stress (e.g. temperature) effects. In delay testing two fault models are used: gate delay and path delay. The first model fails to deal with distributed defects that consist of small delays on many gates and wires. The second model is more universal, it detects localized and distributed delay defects. Hence we concentrate on path delay fault models.

Detection of a delay faults requires two pattern test vectors. The first pattern initializes some state on the input of the sensitized signal propagation path (comprising potential fault) and the second pattern realizes signal transition along this path. Fault identification is realized by direct time measurement or indirect evaluation of the result (e.g. correct operation at the system level). Many approaches has been proposed for generating path delay tests ([2,3,5,11,12] and references). Relatively good results were achieved with generators based on BDDD diagrams. In our Institute such generator has been developed and enhanced with various additional capabilities useful in testability analysis [11]. Direct application of test pattern pairs for all faults is cumbersome due to large cardinality of test sets. Moreover in system testing quite often we base on classical DFT and BIST circuitry which operate effectively especially for pseudorandom test patterns [4,9]. Hence arises the problem of checking their coverage for path delay faults.

To deal with the formulated problem we have analyzed properties of path delay test sets (section 2) and then checked fault coverage in many experiments. For this purpose a special program has been developed. This problem was neglected in the literature except a few papers [3,7,14] dealing with some specific issues e.g. special BIST and DFT circuitry for path delays which is quite different approach to that discussed in the paper. Section 2 of this paper gives an outline on path delay test generation and presents the problem of test execution in the system environment. Test coverage problems are discussed in section 3.

2. Path delay tests

Path delay tests are defined for a set of potential faults in the circuit as a set of test pattern pairs $\langle v_1, v_2 \rangle$. Each vector element can assume the following values 0, 1, -. A single path sensitization hazard free robust test is a pair of vectors that assures signal propagation via path such that it is free from dynamic hazards. In this case delay detection does not depend upon delays of the rest of the circuit. Robust test is analogous to the previous one except that it does not guarantee lack of dynamic hazards. Test that do not fulfill robust test requirements are called non

1. R. C. Aitken, *Nanometer technology effects on fault models for IC testing*, *IEEE Computer*, November 1999, pp.46-51.
2. D. Bhattacharya, P. Agrawal, V. D. Agrawal, *Test generation for path delay faults using binary decision diagrams*, *IEEE Transaction on Computers*, vol.44, no.3, March, 1995, pp.434-447.
3. C-A. Chen, S. K. Gupta, *Design of efficient BIST test pattern generators for delay testing*, *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems*, vol.15, no.12, Dec. 1996, pp.1568-1575.
4. R. David, *Random testing of digital circuits*, Marcel Dekker Inc., New York, 1998.
5. K. Fuchs, F. Fink, M.H. Schulltz, *Dynamite: an efficient automatic test pattern generation system for path delay faults*, *IEEE Transactions on Computer-Aided Design*, vol.10, no.10, October, 1991, pp.1323-1335.
6. D. Kagaris, S. Tragoudas, D. Karayiannis, *Improved nonenumerative path delay fault coverage based on optimal polynomial time algorithms*, *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems*, vol. 16, no.3, 1997, pp.309-315.
7. I. Pomeranz, S.M. Reddy, *On achieving complete coverage of delay faults in full scan circuits using locally available lines*, *Proceedings of IEEE International Test Conference*, 1999, pp.923-931.
8. C. P. Ravikumar, A. Mittal, *Hierarchical delay fault simulation*, *Proceedings of 12th IEEE International Conference on VLSI Design*, 1999, pp.635-639.
9. J. Savir, W. McAnney, *Random pattern testability of delay faults*, *IEEE Transactions on Computers*, vol.37, no. 3, March, 1998, pp.291-300.
10. J. Savir, *Skewed-load transition test: part 1 and part 2*, *Proceedings of IEEE Int. Test Conference*, 1999, pp.705-722.
11. J. Sosnowski, T. Wabia, T. Bech, *Pathy delay fault testability analisis*, *Proc. of IEEE Int. Symposium on Defect and Fault Tolerance*, 2000, pp.338-346.
12. U. Sparmann, D. Luxenburger, et al., *Fast identification of robust dependent path delay faults*, *Proceedings of 32nd Design Automation Conference*, IEEE Computer Society, 1995, pp.119-125.
13. S. Tragoudas, *Accurate path delay fault coverage is feasible*, *Proceedings of IEEE International Test Conference*, 1999, pp.201-210.
14. S. Underwood, W.O. Law, S. K'ang, H. Konuk, *Fastpath: a path delay test test generator for standard scan designs*, *Proceedings of IEEE Int. Test Conference*, 1999, pp.154-163.
15. P. Varma, *On path delay testing in a standard scan environment*, *Proceedings of IEEE Int. Test Conference*, 1999, pp.164-173.
16. *Scope Logic Products, Application and Data Manual*, Texas Instruments, 1996.